

#8086 microprocessor :

● Introduction of 8086 μ p :

Intel develop the first 16 bit microprocessor is 8086. It was developed using H mos tech. (high density short channel mosfet). It is 40 pin DIP IC. 8086 have not any internal ckt so it require external clock source with 33% duty cycle.


● Features of 8086 μ p :

- (1) It is 16 bit μ p so ALU, internal registers and instruction are designed to work by with 16 bit binary data.
- (2) It has 16 bit data bus.
- (3) It can read or write data to m/m and I/O port either 16 bit or 8 bit at a time.
- (4) It has 20 bit address bus so it can directly access $2^{20} = 1048576$ (1 MB) m/m location. ^{each m/m loc} has 8 bit data storage capacity. The 16 bit data stores and two consecutive m/m location.
- (5) It can generate 16 bit I/O add, so it can access $2^{16} = 65536$ I/O ports.
- (6) 8086 provide 14 sixteen bit Register.
- (7) It has multiplexed address bus and data bus which reduces no. of pins but the no slow down the data transfer speed.
- (8) It support multiprogramming system the code of two or more processes is store in m/m at a ^{some} time and execute time multiplex system.

(37)

9) It can perform A&L op. on bit, byte, word and decimal no. including multiplying and division

Internal Architecture of 8086 µp:



● The architecture of 8086 divided into two units:

(i) BIU

(ii) EU

Both units can work simultaneously to increase system speed and increase the inst. execution per unit time.

● Bus Interface Unit:

BIU provide interfacing ^{6/10} w/ real world. It provide 16 bit bi-directional data bus and 20 bit address bus. BIU is responsible for performing all external bus op.

● Functions of BIU:

- (1) BIU sends address of m/m or I/O.
- (2) It fetches inst. from the m/m. It
- (3) It also read or write data from all or into I/O port or m/m.
- (4) It supports inst queuing to pre-fetch 6 inst. from m/m.
- (5) It provide address re-location facility.

● Instruction Queue:

To speed up program execution, BIU fetches 6 instruction from m/m and store sequentially in a group of register called IQ. With the help of IQ, it is possible to fetch next instruction when the current inst. is in execution. The IQ operate on the principle of FIFO. The size of IQ is 6 Byte and transfer pre-fetches to execution unit.

● Execution Unit:

EU works parallel with BIU and provide info. about the location of next

(39)

Instruction or data to be fetched.

● The EU performs following three main operations:

- (1) Execution of all inst.
- (2) It providing address to BIU for fetching data of inst.
- (3) Manipulating various registers as well as flag register.

● Execution Unit consist following functional blocks:

- (1) Control Ckt and Instruction Decoder.
- (2) ALU
- (3) Flag Register
- (4) General Purpose Register
- (5) Stack Pointer
- (6) Index Register and Pointer.

● Control ckt of EU:

Direct all the external op. of up. First it decode the inst. and generate control signal or its required part acc to inst.

● ALU:

ALU perform 8 bit or 16 bit mathematical or logical operation.

● Register Organisation:

8086 has set of registers known as general purpose register and special purpose registers. All registers are 16 bit. The General purpose register can be use either 8 bit or 16 bit. register by programmer they can be use for holding data, Variables, ^{data}intermediate, or temporary data.

(40)

These registers are also used like counter or storing offset address of some particular operations. The special purpose registers are used as segment register, pointers, index register, offset storage register. The general data registers are - AX, BX, CX, DX where AX is used as Accumulator, it can be used for 8 or 16 bit operation.

Ax	AH	AL
Bx	BH	BL
Cx	CH	CL
Dx	DH	DL

Fig: General Purpose Register

CS	code segment
SS	stack segment
DS	Data segment
ES	Extra segment

Fig: Segment Register.

The physical address of 8086 is 20 bit to access 1Mb mpm but the registers and mpm locations can store 16 bit data. so mpm segmentation is used in 8086. In this this whole one mpm divided in segments

8086 allow 4 active segments 16 bit segment registers are provided in BIU which store the starting add. of each segment. The 4 segments are: Code, Data, Extra, Stack segment.

Function of Segment Register :

Code hold the segment upper or mpm segment from where BIU is fetches Inst. of Code byte.

Stack register is used for upper 16 bit starting address of a program (all stack related Inst.)
Data segment register or extra segment are used to store upper 16 bit starting add. of m/m data segment where the required data is stored.

Pointer & Index Register:

● Instruction Pointer:

It is used to store upper 16 bit address of next Inst in code segment which is to be fetch by BIU.

● Stack Pointer:

SP store 16 bit offset add. from start of the segment and provide 20 bit physical address of the stack related Inst.

● Base Pointer:

BPR can be used in case of stack pointer for generation of 20 bit physical address.

● Source Index:

SI register is used to hold the OFF set add. of the data word in data segment. It is also used to calculate the physical address for data segment.

● Destination Index:

DI Register is used to store data for extra segment.

(42)

* Default Registers for physical Address:

(43)

Types of m/m	Default segment	Alternate segment	Offset / local addr.
Instruction fetch	CS	None	IP
Stack operation	SS	None	SP, BP
General Data	DS	CS, ES, SS	effective addr.
String Source	ES	CS, SS	SI
String Destination	ES	None	DI
BX Use as Base addr. or Pointer	DS	CS, ES, SS	Effective addr.
BP use as Pointer	SS	ES, ES	Effective addr.

* Flag Register:


flag is a flip flop which indicate some conditions produced by execution of an Inst. or it control certain operation of execution unit. flag Register of 8086 μp is a 16 bit register in which 9 flip flops are active which indicates 9 flags. Among 9 flags the 5 flags are used to indicate the conditions and 3 flags are used to control certain op. of processor.

* TF \rightarrow Trap flag.

* IF \rightarrow Interrupt flag

* DF \rightarrow Direction flag



* Overflow flag \rightarrow OF



Memory Segmentation:

8006 up has 20 bit add. Bus. So, it can access 2^{10} MB mem location.

to organise large mem space memory segmentation is require and in this complete physical mem divided into no. of logic segment and each segment is 64KB is size and address by 1 of the segment register. The segmentation are perform in two manner non overlapping segment or overlapping segment.




Advantages of mem segmentation:

- (1) It improves mem addressability.
- (2) It allow inst. in code | data | stack, and portion of program more than 64KB by using other segments along with 1.
- (3) It facilitate use of separate mem for data & stack.

24

Pin Diagram of 8086:



● AD₀ to AD₁₅: is a multiplexed address data Bus. These signal works as address Bus when ALE signal is logic 1 and ALE logic 0 works as Data Bus. Data Bus: D₀ - D₁₅ Data Bus: When HOLD and acknowledgement occur these pins goes in high impedance logic.

● A₁₉/S₆ - A₁₆/S₃: These are multiplexed address and status signal bus. In this status Bit, S₆ always remains at logic 0. S₅ bit indicate the condition of interrupt flag. S₄ and S₃ indicate which segment is accessed during current bus cycle.

(45)

S ₄	S ₃	Function
0	0	Extra segment is accessed
0	1	Stack segment is accessed
1	0	code/No segment is accessed.
1	1	Data segment is accessed.

46

● R_D :

Whenever this signal is logic 0 data Bus receive data from m/m and I/O device.

● READY :

This input signal control the I/O op. and insert wait state in the timing of I/O. When signal on this pin is logic 1 I/O perform idle op. or normal op. when the logic 0 I/O is in wait state / partial interrupt.

● INTR :

The interrupt request is input signal and it is a hardware interrupt when interrupt flag is 1 then 8006 processor generate acknowledge signal of I/O address interrupt mode.

● TEST :

It is a input signal. It is tested by wait bus. If signal on this pin is 0, I/O performs no op. and when signal on this pin is 1, I/O returns to perform op.

● NMI (Non-Maskable Interrupt) :

It is similar to INTR but it does not check interrupt flag. When I/O receives logic 1 at this pin I/O transfer the program control to a vector address.

● RESET :

The signal on this pin reset the I/O, terminate all the interrupts & transfer the Program Control

to m/m PFFFOH.

● CLK Signal:

At this pin the external CLK signal provided by a signal generator of 33% duty cycle to synchronise the operation of all internal parts of μp .

● Vcc & GND:

● MN / \overline{MX} :

The minimum & maximum mode select pin to select the operation of μp when signal of this pin is 1 the single μp operate and signal of this pin is 0 the more than μp can operate simultaneously. In a system.

\overline{MX} / MN
 $\downarrow \quad \downarrow$
GND \quad Vcc
(maximum mode) (minimum mode)

● BHE / S7:

It is bus high enable. It helps μp to enable MSB most significant byte of databus (D15-D0) during read or write op. and status signal S7 is always logic 1.

● Minimum Mode pins:

M/\overline{IO} , MN/\overline{MX} pin connected to +5VDC supply the following pins functions in minimum mode op.

● M / \overline{IO} :

This is memory / I/O pin which indicate the address carries either m/m address or I/O port number.

● WR:

When the signal of this pin is 0, μp send out data to m/m or I/O device.

● \overline{INTA} :

In response of interrupt request μp send acknowledge signal at this pin by connect it to ground.

(47)

● ALE :

ALE indicate the multiplexed address. Data Bus carries address bus.

● DT/R : (Data Transmit/Receive)

When signal on this pin is 1 that control the data is send from microprocessor to peripheral device. When signal on this pin is 0 when μp receives data from peripheral device by enable external data bus buffer.

● OE :

In normal op. OE signal (Data enable) is used to activate data bus buffer for transferring the data b/w μp and peripheral device.

● HOLD :

At this pin DMA send a request it is same as ^{the HOLD signal of} $\overline{0005}$ μp .

● Maximum Mode Pins :

● S_2, S_1 and S_0 :

These are status signals which indicate the funcⁿ of current bus cycle. 8086 Bus controller decode such signals that identify bus relate op. as shown following table -

S_2	S_1	S_0	function
0	0	0	Interrupt Acknowledge
0	0	1	Input Device Read
0	1	0	Output Device Write
0	1	1	Halt
1	0	0	opcode fetch
1	0	1	Memory Read
1	1	0	Memory Write
1	1	1	High Impedence / Tri-state

● \overline{RQ} | $\overline{QT_1}$ & \overline{RQ} | $\overline{QT_0}$:

At this pin, DMA send request and at the other pin up grant permission.

● LOCK :

This pin is used to lock peripheral device of system
This pin is activated by using CLK signal.

● QS₁ & QS₀ :

These are Queue status pin which decode by up to identify the status of inst queue register


QS ₁	QS ₀	Function.
0	0	No operation
0	1	First Byte of opcode
1	0	Queue is empty
1	1	Subsequent bytes of opcode

Memory addressing of 0006 up :



0006 has 20 bit add. bus by this it can operate 1MB of 8 bit data storage. 16 bit data carried out must be stored in two consecutive m/m location so 1MB physical m/m must be divided into two m/m bank of 512 KB m/m size of each is odd even bank (lower bank) and second one is upper bank. Two possible m/m banks can access (add) by following four manners.

1. 8 bit data from even bank / address Bank
2. 8 bit data from odd (upper Bank) or address
3. 16 bit data starting from even Bank
4. 16 bit data starting from Odd address Bank.

Organization of Even and Odd m/m in 8086 Based System:




1MB m/m



Odd m/m Bank




Even m/m Bank



As shown in fig. The $A_{0-AD_{15}}$, $A_{16/53} - A_{19/56}$ and BHE are multiplex signal and these signal demultiplex by external latch and a ALE signal generated by μp to enable the latch. The 0206 is a data transmitter and receiver it is used to connect input/output devices with μp . DT/R signal connected to T input of Transceiver which enable it and control the direction of data flow from μp and to the μp . The CLK Generator is an imp. component of minimum mode μp . It performs following function -

- (1) Control signal generation.
- (2) RESET or synchronize signal.
- (3) Provide ready signal to check μp or peripheral devices are ready for μp .
- (4) Provide CLK signal to peripheral device.



In minimum mode configuration, the additional CKT are required to generate control signals which convert status signal $\overline{S_0}$ - $\overline{S_2}$ in IO/M transfer signal and also generate control signals for data flow by 8282 latch and 8286 Transceiver.

*Addressing Mode of 8086 μ p:

8086 μ p fetches inst^{code} from mem by generating 20 bit physical address with the help of inst pointer and code segment. There are no. of mem location and registers where the operand may be specified according these registers & pointers. 8086 μ p support 12 AM which are arrange in 3 group that are: Data AM, Program^{mem} AM and stack mem AM.

(52)

(1) Register AM:

In this mode the source and destination operand are both to be contained in general purpose registers.

Ex → MOV BX, CX (16 bit)
MOV BL, BL (8 bit)

(2) Immediate A.M:

In this AM, 8 bit or 16 bit data is specified as the part of the inst.

Eg → MOV BL, 26H
MOV BX, 4057H

(3) Direct A.M:

In this direct addressing mode, 16 bit effective address is mentioned in instruction.

Eg → MOV AL, [3000H]

(4) Indirect A.M:

In this mode, the effective address is either in a pointer reg. or index reg.

Eg → MOV [DI], BX
MOV DL, [BP]

(5) Base + Index AM:

The AM is similar to indirect AM because the mem. address is indirectly indicated by base address or 1 index register. The Base reg. holds the starting location of any data array while index reg. holds last location of element of data array.

Eg → MOV CX, [BX + DI]

(6) Register Relative AM:

In this AM, the mem. address are stored in Base or index register with a direct address. This is similar to Base + Index AM.

Eg → MOV CX, [BX + 0003H]

7) Base relative Index AM:

In this the Base address, index register and a direct displacement (address) are specified in the inst. to generate the physical address. All the 3 contents are added up to. Eg: `MOV AL, [BX+SI+10H]`

(8) String AM:

This AM used index register for indicate the of source or destination. The source index point out the first byte of source operand and destination index is used to point out first byte of word in destination operand. When direction flag is '0' the SI and DI automatically incremented.

DF=0, SI & DI incremented
DF=1, SI & DI decremented

The data segment is used for source and ES is used for destination.

Eg: `MOVS BYTE`

(9) Direct Port AM:

Eg: `OUT 05H, AL`
`IN AX, 00H`

(10) Indirect Port A.M:

The port no. or address is stored in a register

Eg: `IN AL, DX.`

(11) Relative AM:

In this AM, the mpm address where the program control is transfer specified within inst. along with opcode.

Eg: `JMP 2000H`

54

(12) Implied AM:

In this AM, inst itself specify the data which is operated by the inst.

Ex → CLC , NOP , STC

↓	↓	↓
clear carry	NO	Set
flag	Operation	Carry
		flag

Instruction Format:

In 8086 up the inst varies from 1 byte to 6 bytes. The 8 bit or 16 bit displacement (direct data or address), opcode and addressing mode is specify by first two bytes of the inst. IF has two byte displacement. It has 2 byte Effective Address. It may have 2 byte displacement and 2 byte segment address.

Program format :

Assembly language program is written in standard format. It has five fields which arrange in following manner:

Label	Mnemonic	operand	operand	Comment
300H	LXI H	25H	00H	load HL register pair by data 2500H

Looping, Counting & Indexing :

These are programming technique. In looping, the program is instructed to execute certain set of inst. repeatedly to execute a particular task number of times. In counting, program allow to count how many times the inst or set of inst. are to be executed. In indexing, program allow programmer to point the data stored in sequential mem location one by one.

The looping technique has four sections :

- * Initialisation section
- * Processing section
- * Loop control section
- * Result section

● Initialisation Section :

The initialisation section establish the starting value of loop for counting how many times loop have to execute.

● Processing section :

In processing section, the actual data manipulation access.

● Loop control section :

The loop control section updates counters, pointers for next inst.

● Result section :

The result section analyzes and store the result.

Counters and time Delays :


Counters are used to keep track of events and time delay are imp. In 8085 second up, a reasonable accurate timing b/w two events. The process of designing counters and timing delay using inst is more flexible and less

time consuming than the design process using hardware.


#Counter:

Counter is design by storing a desired number into one register and using increment or decrement. A loop is establish to update the count and each count is check to determine upto final count and loop is repeated.

#Flow chart of Counter:



#Flow chart of Time Delay:



Time delay using NOP Instruction:

NOP Inst. do nothing but it takes 4 T-state to execute it provide a time delay of 4 time-state

$1 \text{ T state} = \frac{1}{\text{operating freq. of } \mu p}$ So, no of times to execute NOP instruction we can get obtain required time.

Time delay using Counters:

Counting process can create time delay the exact time of Inst. used in counter subroutine are known as initial value of counter. A specific time delay can be determine by as follows:

```
MVI c, count      load the count
Back: DEC c        Decrement Register-C
      JNZ Back     If Count  $\neq 0$ , Back
```

No. of T-states
7 T
4 T
10/7 T

In this delay program the loop execute (count-1) times and 1 time. It execute at false condition so total time states in counter program is

$$\text{Total Time state} = \underset{\text{MVI, c}}{7} + \underset{\text{loop}}{(\text{count}-1) \times (4+10)} + \underset{\text{last state (false cond.)}}{(4 \times 7)}$$

* for Count = 5

$$\begin{aligned} \text{N. of T-states} &= 7 + 4 \times 14 + 11 \\ &= 74 \text{ T-states.} \end{aligned}$$

* for freq = 2 MHz

$$T = \frac{1}{2 \times 10^6} = 0.5 \text{ } \mu\text{sec}$$

* Total time delay for execute the program

$$74 \times 0.5 \text{ } \mu\text{sec} = 37 \text{ } \mu\text{sec.}$$

Time delay using Nested loop:

If a loop contains another loop in a program then the time delay calculated for individual loops (inner and outer loop) and after Σ of time delay we get total time delay of nested loop program.

MVI B, multiple count
start: MVI C, Delay count

Back: DCR C
JNZ Back ← loop 2
DCR B
JNZ start ← loop 1

The T-state require for execution of inner loop

60