


Microprocessor :

Up is a clock driven programmable electronic device which accept binary data, process it according to the instruction stored in its memory. For its operation it requires register to hold data temporarily and permanently.



* 8237 = IC
* $T = 1 \times 10^{-9} \text{ s}$


fig: Block diagram of Up.

- Arithmetic and Logic Unit is responsible to perform arithmetic op. on binary data such as addition, subtraction, increment/decrement. and by successive addition or subtraction it can perform multiplication and division. It also perform logical operations such as logical AND, OR, NOT, NOR, etc.
- Input and Output devices :-
- Control Unit is main part of microprocessor. It control all the operations of itself and other supporting devices like I/O and memory. It receives information from memory and after decoding it up generates control signals to other parts.
- Memory is an another imp. part of up unit. In this, it has RAM and ROM both memory. ROM memory is used to store interrupts list, interfacing device port number and some address for peripheral devices.

RAM memory is required to store data during ALU operations & programmable inst.

Bus Structure of Microprocessor:

(2)



● Address Bus: A D Bus is a unidirectional group of 16 signal lines which carry 16 bit memory address or 8 bit I/O device port address. The address bus is used to identify peripheral or memory location.


● Data Bus: D B is bidirectional group of 8 lines which transfer data b/w mp memory and peripheral devices. 8085 mp has 8 bit data bus by this mp can handle $2^8 = 256$ or ranging from 00H to FFH no. of data.

● Control Bus: C B consist various individual ^{control} lines which perform the specific task in A D or D B all lines work simultaneously but in control bus each signal perform a special operation like memory select, I/O select, Read, Write, Bus Idle operation.

Logic Devices for Interfacing:

Several types of interfacing devices are necessary to interconnect the components of bus oriented system. The logic devices are tri-state buffer, Bus drivers units \rightarrow unidirectional \rightarrow Decoder, Encoder. \rightarrow Bi-directional

● Tri-state Buffer: A tristate is a digital ckt that shows three stages two stages are normal ON and OFF (0 and 1) as the Corden-tial logic gates and the third stage high Impedence this stage behaves as open Ckt between IO, in this state charge in I/p does not offer effect Output.




● Bus Driver Buffer:

Bus Driver Buffer are used to increase driving Capacity of Buses. Up system has two types of Bus: unidirectional or Bidirectional. To drive these buses we have two types of Buffers: unidirectional Buffer and Bidirectional Buff.

● Unidirectional Buffer:

Address Bus is unidirectional bus. To drive address bus we use IC 74LS244 as a unidirectional buffer as shown in figure. It consist 8 input and 8 output lines and each line consist with tristate buffer i.e., divide into two groups Q_1 and Q_2 controlled by two control signals when $\overline{Q_1}$ and $\overline{Q_2}$ connected to +5Vdc (logic 1) the data is transfer from input to output as normal wire. But when $\overline{Q_1}$ and $\overline{Q_2}$ connected to GND it enters in tri-state logic (high Impedence).






In this situation, thus transfer o/p is remain unchanged but it disconnect to Input. This 74LS244 is used to drive high order address Bus.

Bidirectional Buffer:

Bidirectional Buffer is used to derive data Bus it is also called optal Bus Trans Receiver Its IC No. is 742LC45




(4)

It consist 16 non-inverting buffer. Each input has 2 buffers with opposite direction buffer. connection so 8 buffer work for one direction. The direction of data flow control by DIR (Direction pin) when signal on this pin is high the data transfer from left to right side and when it is 0 level the direction of flow is opposite. Direction and enabling the buffers is controlled by an ~~enabed~~ ^{ANDed} op. of direction signal and gate signal. Its controlling op. is show by functional Table

\bar{Q}	DIR	operation
L	L	Right to left
L	H	left to Right
H	X	Isolation / Impedance / Tri-state

Decoder is a logic ckt that identify each combination of signal present at input and provide output at one output signal corresponding to input. The relation b/w input & output $2^n = m$ where n is no. of input and m is no. of output.



74LS138 decoder is a 3x8 decoder it is used in mp system, to decode the address line to identify memory loc. 2 decoders are used to identify 16 bit memory add. It has 3 ip and 8 active low output. It has 3 enable input. The enable input are \bar{C}_2, B and \bar{C}_1, A are connected to GND. C_1 is connected logic 1. The decoder is enable and it gives output with corresponding input.

Evolution of Microprocessor:

▲ Intel Cooperation USA introduce first mp intel 4004 to the real world in 1971. It is 4 bit microprocessor and it can handle and access 4096 memory loc. with 4 bit data storage capacity. It can support 45 inst. and this is fabricated by PMOS technology with large scale integration (LSI) so this is known as First Generation of mp. (1971-1973)

1971 Other mp of this generation are INTEL 4004, INTEL 4040, FAIRCHILD PPS.25, NATIONAL IMP-4, ROCKWELL PPP-4 (4 bit processor)

1973 Other mp of this generation are INTEL 8000, AMI 7100, Rockwell PPS-0. (4 bit processor)

▲ In later, 1973 the NMOS technology the one for used for manufacture of mp technology offers fast speed and high density TTL (Transistor Transistor logic) The Second Generation processor are

	12 bit processor	16 bit processor
INTEL 8000	TOSHIBA TLSS-12	General Instrument CP-1600
INTEL 8005	TITMS 9900	DEC-WD MCP-1600
ZILOG. 780		
MOTOROLA M6000		
NATIONAL CMP-0		
(8 bit processor)		

The Second Generation were *40pin ICs, large memory space handling capacity, fast op. and better interrupt handling capacity.

▲ In 1970, the third generation of μ p were introduced. These are 16 bit processor and used HMOS technology. This generation processor are 40/40/64 pins processors. The size of external registers are 0/16/32 bit and it can access 1-16 Megabyte memory. Third Generation having high handling capability and flexible input/output port addressing. μ p of third Generation are -

INTEL 8006/8008/80286

MOTOROLA 68000/68010

ZILOG Z8000

● Encoder:


Encoder is the digital combination ckt that provide a coded form output of each input. If more than one input are active or enable at a time simultaneously then encoder gives wrong coded form of input. It cannot be identify the both to remove this problem we select priority encoder.

● Priority Encoder (IC-74LS148):

It is a 8x3 encoder in this all 8 inputs have priority according to their values higher value has highest priority and encoder select one input according to high to low priority.

- The 8 inputs are normal priority inputs from I_0 to I_7 and A_0 to A_2 are normal outputs.
- The enable signal E is connected to ground to start the operation of encoder.





- The signal E_0 and E_1 are used in cascading op. When more than one encoder are used to work on 16 data inputs.
- Encoder is used to control 16 bit address bus of microprocessor.

▲ Fourth Generation were introduced in 1980. It is 32 bit processor with low power version using CMOS are fabricated with a strong Inst set. The processors are INTEL 80386, INTEL 80486, MOTOROLA M68030.


▲ Fifth Generation, after 1980 the INTEL Corporation has taken a leading role in up company. In 1982 the pentium series were launched as considered as fifth generation. PENTIUM-I / Pro / II / III / IV

#8005 Up:

INTEL Corporation introduce 8005 up in late 1973. It is a second gen. up. It has following features -

● Features of 8005:

- (1) It is 8 bit μ p. It can accept, process and provide 8 bit data simultaneously.
 - (2) It operates at +5 volt DC supply connected on its V_{cc} pin.
 - (3) It operates with 5MHz clock frequency.
 - (4) It has 16 bit address Bus. It can access $2^6 = 2^6 \times 2^0 = 64k$ memory location of 8 bit data storage capacity each.
 - (5) It can access $2^8 = 256$ No. of I/O ports.
 - (6) It provides interrupt facility by 5 hardware interrupts pin.
- 8005 μ p is a 40 pin DIP (Dual Inline Package) IC.



All the 40 pins are classified into 7 groups according to the function performing by them which are-

- 1) Power supply & frequency signals.
- 2) Address & Data Bus
- 3) Control signals (Bus)
- 4) Interrupt signals
- 5) Serial Input / Output signals
- 6) DMA signal
- 7) Reset signal.

Power Supply & Frequency Signal:

● V_{cc} :-

At V_{cc} pin we provide +5V DC supply

● V_{ss} :-

This pin is connected to ground all logic 0.

● X₁ & X₂ :-

Between these two pins a crystal oscillator is connected which generates 10MHz frequency signal. The oscillator circuit halves the generated frequency signal & provides internal clock frequency of 5MHz.

Data Bus & Address Bus:

- AD₀-AD₇ : These 8 bit data bus multiplexed with lower half of 16 bit address bus during each machine cycle for first time state T₁ it works as lower order address bus & remaining time state of machine cycle it works as bi-directional Data Bus.

(10)

● A₀-A₁₅ :

The higher Byte of memory address is loaded on these 8 bit Bus. After first time state of each m/c cycle is goes in high impedance logic or tri-state logic.

Control & status signal :

O/I/M, S₀, S₁ each group of signal indicates the nature of operation which is to be performed by μp

● ALE (Address Latch Enable) :

ALE signals responsible for distributing the memory address into two part :-
A₁₅-A₀ higher Byte and A₇-A₀ lower Byte.

● \overline{RD} and \overline{WR} pin :-

These two control signal active low signal which control the data received from memory or input device or ^{data} send to memory or device.

● Ready :-

This pin is used by peripheral or interfacing devices to check the μp is ready for op. or not.

Interrupt Signals :

8085 μp have five hardware interrupt pin. TRAP, RST 7.5, RST 6.5, RST 5.5 and INTR. If all the interrupts activate at a time then μp identify them acc. to their priorities. TRAP has highest priority and INTR has lowest ^{or least} priority. (11)

After the end of current bus execution.

Serial I/O Signal:

SIO pin is use to accept data serially bit by bit from external device. SOD pin is serial output data at this pin Microprocessor send out or transmit data serially bit by bit to external device.

DMA Signal:

HOLD and HLDA are DMA signal. The HOLD signal indicate up that another device requesting for used of address bus, control bus & data bus. HLDA pin hold acknowledgement pin at this pin up send a signal to DMA and release their control on address bus, data bus & control bus.

RESET Signals:

● RESET IN: This is active low signal pin when up receives signal on this pin. ^{perform} following operations -

- (1) set PC at 0000H memory address.
- (2) Reset all the interrupts & HOLD Acknowledgement flip-flop.
- (3) Tri-state the data, address and control bus.

● RESET OUT: This pin is used by up to reset the other peripheral devices to initialize a synchronized clock signal pulse.

● INTA: At this pin up send active low signal to indicate the peripheral device in the reference of INTR.


● CLK OUT: At this pin up send synchronize clock signal to the interfacing device or peripheral device to synchronize their op. with itself.

Demultiplexing of $AD_0 - AD_7$

(10)

The data bus is multiplexed with lower address bus to reduce the no. of pins in μp chip bcz the m/p address is identify at the beginning of each machine cycle and remaining time these lines are in tri-state logic so to utilize data lines efficiently with multiplexed with lower order address bus and data bus. Demultiplexing process is done by ALE signal the ckt shown in fig.

Sum
No.




Data Bus

IC 74LS373 is a 8 bit latch having a flip-flop at each I/p line. at the starting of m/p cycle. (Time T_1) μp activate ALE signal which enable the latch and data available on the I/p side $AD_0 - AD_7$ Consider as lower byte of m/p address at the time state T_2 ALE disable which enable tri-state buffer control signal ($O\bar{e}$) and remaining time of m/p cycle it works as tri-state logic and \rightarrow input available on $AD_0 - AD_7$ lines considered as data Bus. Thus the demultiplexing is

perform and this process is repeated in beginning of each mt cycle.


● Generation of Control Signals:



8085 μp provide \overline{IOR} and \overline{IOW} signal to control read and write operation. The read & write op. performs with I/O device and memory. So $\overline{IO/M}$, \overline{RD} , or \overline{WR} generate four separate control signal as shown in fig. The working operation of ckt can be realize by following truth Table.

I/P			O/P			
$\overline{IO/M}$	\overline{RD}	\overline{WR}	\overline{MEMR}	\overline{MEMW}	\overline{IOR}	\overline{IOW}
0	0	0	Condition never exist bcz \overline{RD} and \overline{WR} never active simultaneously.			
0	0	1	0	1	1	1
0	1	0	1	0	1	1
0	1	1	1	1	1	1
1	0	0	\overline{RD} & \overline{NR} Never active at a time			
1	0	1	1	1	0	1
1	1	0	1	1	1	0
1	1	1	1	1	1	1



The truth table can be implemented by using 3:8 Decoder.




Internal Architecture of 8085 μ p

The internal architecture of 8085 μ p consist following functional blocks.

- (1) Registers
- (2) ALU
- (3) Instruction Decoder & machine cycle Encoder
- (4) Address Buffer
- (5) Address / Data Buffer
- (6) Increment / Decrement address latch
- (7) Interrupt Control
- (8) Serial I/O Control
- (9) Timing and control ckt.



(15)



Register: 8085 has 8 addressable 8-bit registers A, B, C, D, E, H, L and two 16 bit registers PC and SP. These registers are classified in four groups -

● General purpose Register:

B, C, D, E, H, L are six General purpose registers. These can be used separately to store 8 bit data and B pair C, D pair E and H pair L to store 16 bit data. H, L pair register pair also functions as a memory pointer for initializing each m/c cycle in default case and in jump inst.

● Temporary Register:

The temporary registers are used by ALU for storing data for Arithmetic & logical op. W and Z registers are used to store 8 bit data during the execution of some special inst. Programmer cannot use these registers, 8085 used these registers for their internal operation.

● Special Register:

Accumulator (A), flag register, inst register are special registers. Accumulator is a 8 bit reg. It is used in arithmetic, logic, load & store op. as well as with input/output related operation. In default case after Arithmetic & logic op. the result is stored in Accumulator.

● Flag Register:

It is a 8 bit register which indicates the

(17)

status of result after ALU related op. It has five active flip flops.

● Instruction Register:

In every op. the μp first fetch opcode of Inst from m/m & this opcode is stored in Inst reg.

● 16-bit Registers:

PC and SP are 16-bit registers. Program is a sequence of Inst & μp fetches these Inst. from m/m & executes them sequentially. The PC is a 16 bit register which store the ~~Inst~~ address of next Inst which is to be fetch. so it act as a pointer for next Inst. SP is a 16 bit register and stack is a ^{ve}reservoir area of m/m in RAM and temporary info. may be stored & SP hold the 16 bit address of the stack (initial

m/m add. of portion of m/m) and it is used to hold address of last Inst. that had fetch recently.


W	Z
A	flag Register
B	C
D	E
H	L
Stack Pointer	
Program Counter	

fig: Register organization of 8085

(18)

● Flag Register:

It is 8 bit register in which 5 bits carries significant information in the form of flags which are sign flag (S), zero flag (Z), Auxiliary carry flag (AC), parity flag (P), Carry flag (CY) is shown in fig.



(1) Sign flag:

After the execution of arithmetic or logical op. if bit '7' of the result is 1, the sign flag is set which indicate the result is negative. If bit '7' is 0, the sign flag result considered as +ve and flip flop is reset.

(2) Zero flag:

If the result after the A & L op. is zero then zero flag is set ($Z=1$) otherwise it is reset ($Z=0$)

(3) Auxiliary Carry flag:

In A or L op. there is a carry transfer to lower level to upper level (3rd bit to 4th bit) then AC flag is set to 1 otherwise it is reset 0.

(4) Parity flag:

Parity is defined by the no. of ones present in the result of Accumulator. If the result has even no. of ones the parity flag is set ($P=1$) if no. is odd parity flag is reset ($P=0$)

(5) Carry flag:

If there is a carry overflow out of bit 7 the carry flag set to 1 otherwise it is reset.

● Instruction Register:

In every op. of μp , it fetch opcode of inst that opcode from its mem, that opcode is stored in inst register it is used to transfer the opcode to timing & control unit in synchronized way.

● Instruction Decoder:

Inst decoder receives the opcode of inst. and after decoding it provide the info. about the operation to timing and control unit.

● Address Buffer:

It is 8 bit unidirectional Buffer used to drive higher order Address Bus ($A_{15}-A_8$). It also use to tristate high order RESET, HOLD, HLDA, HLT when address lines are not used.

● Address / Data Buffer:

It is 8 bit bidirectional buffer used to drive multiplexed address / data Bus during first time state of each m/c cycle it drive lower order address Bus (A_7-A_0) as a address Bus as remaining time state (T-state) of m/c cycle it drive this Bus as data Bus. Under certain conditions RESET, HOLD, HLT, HLDA other certain conditions like T_{state} it T_{state} multiplex address Bus when μp is not include.

● Increment / Decrement address latch:

It is a 16 bit reg. used to inc/dec the content of PC and SP 1 bit as a part of execution of inst. related to them.

● Interrupt Control Unit:

Normal execution of program sometimes interrupt request are generated or received then the program control transfer to program control unit by temporary HALT. Main program and interrupt subroutine program is execute acc to their priority of interrupt & after complete ~~comp~~ execution of subroutine of the program control shift to main program so the shifting of program control is governed by ICU.

● Serial I/O Control:

During the ^{data} transmission over long distance ^{it is} difficult to maintain parallel data bus so serial comm. is required. Serial I/O Unit transfer the control over data bus at enable serial I/O pins for ^{bit} by bit data transmission.


● Timing and Control Unit:

The T&CU is main control centre of μp system. It control all op. of μp acc. to the info receive by Inst. decoder by generating synchronized signal with the help of clock signal.

Timing and Signals:

During the normal op μp fetch, decode and execute one inst. after another inst. sequentially until HLT inst. is executed. For fetching, decoding & execution of a single inst constitute an inst cycle which consist 1-5 read or write op. b/w processor and m/m or b/w processor and IO device. Each op. requires a particular time period i.e. μs cycle and m/c cycle consist 3-6 time state (clock signal).
Therefore, we can say one inst. cycle consist of 1-5 m/c cycle and one m/c cycle consist 3-6 time state. (2)

Instruction Cycle



There are 7 different types of m/c cycles in 8085 μp . The three status signals S_0 , S_1 , and $I/O/\overline{M}$ identify each type of m/c cycle. Each signal is generated at beginning of each m/c cycle and remains valid for entire duration of cycle.

M/c cycle	Status signal			Control signal		
	$I/O/\overline{M}$	S_1	S_0	\overline{RD}	\overline{WR}	\overline{INTA}
1. Opcode fetch	0	1	1	0	1	1
2. Memory Read	0	1	0	0	1	1
3. Memory Write	0	0	1	1	0	1
4. I/O Read	1	1	0	0	1	1
5. I/O Write	1	0	1	1	0	1
6. \overline{INTA}	1	1	1	1	1	0
7. Bus IDLE	0	0	0	1	1	1

*Representation of signals:

μp synchronized its op. with ck signal in timing diagram. The whole operation is depend on ck freq signal.



● Control Signal :




fig: Ideal clock signal





fig: Practical clock signal

Ideally clock should be square wave with rise and fall time but in practice we get rise and fall time therefore clock and other related signal are always shown with finite rise & fall time as shown in fig.


● ALE :



At the beginning of each machine cycle μp enable ALE signal at instant of time and remaining time of μp it is disable.

● Group of signals :

Go's are also called bus to avoid the complication in timing diagram each signals are group.




(20)

Timing Diagram:

● Opcode fetch m/c cycle:

The first m/c cycle of every inst. is opcode fetch in this m/c get the info. along about nature of op.



The timing diagram shown in fig. During Time
State T₁ → μp enable ALE signal upto instant of time.

(24)


ALE enable the address latch and address latch load 16 bit m/m address on higher order Bus multiplexed with Data Bus. It also set status signal $IO/\bar{M}=0$, $S_1=1, S_0=1$.

During T_2 → The higher Byte of ^{m/m} address retain $A_{15}-A_8$ and lower Byte of m/m address A_7-A_0 goes in Tri-state logic and it enable control signal \bar{RD} . The opcode from ^{add} m/m start to load on add. data Bus

During T_3 → When complete opcode loaded on data Bus it disable \bar{RD} signal and data Bus goes in Tri-state logic

During T_4 → The opcode of inst is stored in inst register which is transfer to inst. decoder and m/c cycle encoder. The decoded opcode transfer to timing and control unit for op. or next m/c cycle generation.

● M/M Read Machine Cycle:




µp read perform read m/c cycle to read the content of ^{odd} m/m location. It consume three T-state. In this µp place the content of SP, register pair or PC on add. Bus. The timing diagram shown in fig.

During T₁ → µp enable a ALE signal for instant of time. which enable address latch distribute 16 bit m/m add in two parts and load higher order add. Bus and multiplexed data Bus and µp also set Status signal $\overline{IO/\overline{M}}=0$, $S_1=1$, $S_0=0$. By this it indicate m/m m/c cycle.

During T₂ → Higher Byte of m/m add retain on A0-A15 and lower Byte m/m address disappears. µp enable control signal \overline{RD} and data from add. m/m begins to load on Data Bus.

During T₃ → When complete data loaded on Data Bus. µp disable control signal \overline{RD} .

● M/m Write Machine cycle:



28


The timing diagram of m/m write is similar to m/m read m/m cycle. It also consume 3 Time state as shown in figure. The changes from difference m/m ~~read~~ ^{write} m/m cycle, as follows -

During T₁ → Mp sets $I/O/\bar{M}=0$, $S_1=0$, $S_0=1$ for m/m write

During T₂ → Mp enable \bar{WR} in place of \bar{RD} and data start to store at addressed m/m location.

During T₃ → When complete data store in m/m Mp disabled the \bar{WR} signal.

● I/O Read machine cycle :



During T₁ → Mp ^{activate} enable ALE signal which enable address latch. Add. latch load higher Byte of m/m add on A0-A15 pin and lower Byte on AD0-AD7. Mp also set status signal $I/O/\bar{M}=1$, $S_1=1$, $S_0=0$ to identify I/O read op.


During T₂ → The lower Byte of m/m add. disappears from multiplexed data Bus and it goes in

(27)

Tristate logic for instant of time. μP activate RD control signal and data^{from} address I/P port to start to load on data Bus.

During T_3 \rightarrow μP disable RD signal when complete data loaded on data Bus and IO Read cycle terminated.

● IO Write machine Cycle:



Addressing Modes:

Every inst of a program operate on data ^{it} is old operand so the method of specifying in an inst is old addressing of different techniques of providing operand is termed as mode. Operand may a direct data, data stored in register, data stored in m/m or data input from Input device. (20)

8005 Hp has five addressing Modes —

● Immediate AM:

The 8 bit or 16 bit data is specified in the Inst. as a part of Inst. and Inst. having letter 'I' is opcode.

MVI B, 20H
MVI M, 30H
LXI D, 20FFH

● Register AM:

In this mode the source and destination operand is register as a part of Inst.


MOV B, A
ADD B

SP HL (Moves content of HL register pair into stack pointer).

● Direct AM:

In this mode the 16 bit m/m add. of operand is specify in the Inst as a part of Inst.

LDA 2500H
SHLD 2050H



● Indirect AM:

In this AM the add of m/m stored in register R register is specified in Inst.

LDAX B
MOV M, A

● Implied AM: The opcode specify the add. of operand.

29

Instruction set of 8085 μ p:

μ p performs ~~any~~ ^{its} op. acc to the codes written in its m/m i.e., called inst. A group of inst. is known as a program i.e., written in assembly lang. μ p approx. 40-50 types of inst. each all inst. classified in 5 different groups based on the nature of func. formed by them. These 5 groups are c/d inst set of μ p which are :-

- (1) Data Transfer Group
- (2) Arithmetic Group
- (3) Logical Group
- (4) Branch Group
- (5) Input/output, stack and machine control group.

● Data Transfer Group:

Data transfer group inst. are used to store data into registers, copy data from register to m/m vice-versa.

● Arithmetic Group:

This group inst. performs arithmetic op. like addition, subtraction, increment & decrement of data. This group inst. affect all the flags of flag registers.

● Logical Group:

This group inst. performs logical op. like rotate, compare, compliment, AND, OR, NOT and EX-OR op. This group inst. also affects the flags.

● Branch Group:

This group inst. allows a μ p to change a sequence of program conditionally or unconditionally. The main inst. of this group are jump & call & return inst.

● Input/output, stack & m/c control Group:

This group inst. controls peripheral devices, μ p op. like interrupt, halt or no op. and direct use of large no. of data stored in a portion of m/m.



Instruction format:

Each inst of 8085 μ p microprocessor have specific info, the operand on which the operation to be performed acc to the info the inst are classified are in three categories -

● One Byte Instruction:

Such insts are consist only opcode and the source and destination as a part of opcode & such inst are stored on a ~~pa~~ single mem add. (location) ex: MOV A, B

● Two Byte Instruction:

In such inst. the 8 bit data ~~is~~ specified in inst after the opcode the 8 bit data of ^{may be direct data or} I/O port address ex: MVI B, 25H

● Three Byte Instruction:

A 16 bit data of mem add are specified in the inst. along with the opcode such inst are 3 byte inst. ex: JMP 6200H

Opcode format:

Each inst. of 8085 μ p has a 8 bit opcode which ^{contain info. about the operation} and each opcode is unique for each inst. The format of opcode is as follows:

function	Opcode							
	operation info.		Destination Register Code			Source Register code.		
MOV r_d, r_s A, B	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
	0	1	1	1	1	0	0	0
MVI $r, data(8)$	0	0	0	0	0	1	1	0

(5)

Table for Register Code:

Register	Code	Register Pair
B	000	BC 00
C	001	
D	010	DE 01
E	011	HL 10
H	100	
L	101	AP & SP 11
Memory (M)	110	
A	111	

Interrupts:

The 8085 interrupt process control by interrupt enable flip flop. It is internal process in the processor and it can be set or reset by using software inst. if this flip flop is enable and interrupt signal INTR receives logic 1 then the processor is interrupted.

Types of Interrupt:


Interrupts are basically two types:

Hardware Interrupt:

8085 have 5 interrupt pins allow the peripheral devices to interrupt main program for I/O related op. When interrupt request occur it complete the current inst & transfer the program control to a service subroutine of peripheral device. 8085 has 5 pins TRAP, RST 7.5, RST 6.5, RST 5.5, INTR, according to the priority. TRAP is highest priority it is non-maskable interrupt (It cannot enable or disable by programmer)

● TRAP:

This interrupt enabled by edge triggering or level triggering and it maintain until it is acknowledge.



The fig shows Trap interrupt ext. A positive edge signal D flip flop and due to AND Gate it sustain high level on its output. There are two ways to clear TRAP interrupt by resetting the μp (to give $\overline{\text{Reset IN}}$) and by generating TRAP acknowledge signal high (Internally).

● RST 7.5:

It is second highest priority interrupt. It can be clear by inst. SIM or by externally generated acknowledgement signal.

● RST 6.5 and RST 5.5:

These are third and fourth highest priority interrupt. These are also vectored interrupt bcz when these interrupts are enabled the program control shift to a fix m/m add. for RST 6.5, the vectored add. is 0034H and for RST 5.5, the vectored add. is 0026H and these interrupt mask by SIM inst.

● INTR (Interrupt request signal):

INTR is a maskable interrupt & non-vectored interrupt. It has least priority. μp continue check status of INTR signal. when this signal goes high, μp complete current inst and activate $\overline{\text{INTA}}$ signal.

Software Interrupt:

8085 μ p has 8 s/w interrupt from RST 0 TO RST 7. The vectored ^{addr} from these interrupt can be calculated as
 $\text{Interrupt No} \times 8 = \text{Vector Address}.$

Interrupt	Machine Code/Hexa Code	Vector Address
RST 0	C7	0000H
RST 1	CF	0008H
RST 2	D7	0010H
RST 3	DF	0018H
RST 4	E7	0020H
RST 5	EF	0028H
RST 6	F7	0030H
RST 7	FF	0038H

RST 0
The s/w interrupts are program inst which inserted at desired location in a program when interrupt inst execute the μ p transfer the program control (program execution to vectored addr. of the inst.).

Vectored Interrupt:

When the interrupt signal activate or interrupt inst. execute μ p external ckt produces the call inst. ~~the~~ for predetermine m/m add is c/d Vector interrupt. (predetermine m/m location is c/d vectored add).

Instruction Set :

S.No	Instruction	operation	flag	No. of Byte	M/cycle	No. of T-steps	Addressing Modes
1.	MVI r, data(8)	data(8) → r	No	2	OF + MR	4 + 3 = 7	Immediate
2.	MVI m, data(8)	data(8) → (M) _{HL}	No	2	OF + MR + MW	4 + 3 + 3 = 10	Immediate Indirect
3.	MOV r _d , r _s	r _s → r _d	No	1	OF	4	Register
4.	LXI r _p , (16) data	16 bit data → r _p		3	OF + MR + MR	4 + 3 + 3 = 10	Immediate
5.	STA addr	A → (addr)		3	OF + MR + MR + MW	4 + 3 + 3 + 3 = 13	Direct
6.	LDA addr	(addr) → A		3	OF + MR + MR + MR	4 + 3 + 3 + 3 = 13	Direct
7.	SHLD addr	L → (addr) H → (addr + 1)		3	OF + MR + MR + MW + MW	4 + 3 + 3 + 3 + 3 = 16	Direct
8.	LHLD addr	L ← (addr) H ← (addr)		3	OF + MR + MR + MR + MR	16	Direct.
9.	STA X r _p	A → (m) addr(r _p)		1	OF + MW	7	Indirect
10.	LDA X r _p	(m) → A r _p		1	OF + MR	7	Indirect
11.	XCHG	L ↔ E H ↔ D		1	OF	4	Register

35