

TRANSISTORS...


\* Bi-Polar Junction Transistor (BJT) :-

- It is a three terminal device named as emitter, base, collector.
- The conduction of current takes place due to majority as well as minority charge carriers, that's why it is called Bi-Polar Junction Transistor.


\* ⇒ Types of BJT :-

- (a) NPN
- (b) PNP

\* ⇒ Construction of NPN :-



Symbol ⇒



- It is formed by sandwiching between a thin p-type semi-conductor between two thick n-type semi-conductor.

- It has three terminals, i.e. Emitter, Base and Collector, where Base terminal comes between emitter and collector, and also Base is thin and lightly doped.
- Emitter and collector are much wider than base and they are heavily doped, emitter is heavily doped than collector.

Ques Define Transistor.


- Ans
- ⇒ It is a three terminal device (Emitter, base, collector).
  - ⇒ Depending upon the configuration it can be used as voltage as well as current amplification.
  - ⇒ It can be used as voltage as well as current amplification.
  - ⇒ The amplification in the transistor is achieved by passing input signal from low resistance region to high resistance region (output).
  - ⇒ The concept of transfer of resistance is known by the name.

TRANSFER OF RESISTORS ⇒ TRANSISTORS

In BJT, the output current is controlled by the input current. Hence, it is called CURRENT CONTROLLING DEVICE.



\* Construction of PNP :-



Symbol

\* Biasing of Transistors : (BJT)

⇒ When an external DC voltage is applied across the different terminals of the transistors is called Biasing.

⇒ Depending upon the DC applied voltage polarities, across the junction, the transistor work in three modes of operation.


MODE	Emitter-Base Junction	Collector-Base Junction
Active	Forward Bias	Reverse Bias
Saturation	Forward Bias	Forward Bias
Cut-off	Reverse Bias	Reverse Bias

## • ACTIVE REGION :-

⇒ Emitter-Base junction is forward biased and collector-base junction is reverse biased, then it is Active Region.

⇒ Battery  $V_{BE}$  is connected across Emitter-Base Junction in such a way that Emitter-base junction becomes forward biased.

⇒ Battery  $V_{CB}$  is connected across collector-Base Junction in such a way that collector-base junction becomes reverse biased.



⇒ In this region, the collector current ' $I_C$ ' depends upon the emitter current ' $I_E$ ' and transistor work as an Amplifier.




## • SATURATION REGION :-

⇒ Both the Emitter - Base Junction and Collector - Base Junction is forward biased, then it is Saturation Region.

⇒ Battery  $V_{BE}$  is connected across Emitter - Base Junction in such a way that Emitter - base junction becomes forward bias.

⇒ Battery  $V_{CB}$  is connected across collector - base junction in such a way that collector - base junction becomes forward bias.




⇒ The collector current ' $I_C$ ' becomes independent of the base current ' $I_B$ ' and transistor acts as a closed switch (i.e. short circuit).

## CUT-OFF REGION

⇒ Both the Emitter-Base Junction and Collector-base Junction is reverse biased, then it is cut-off Region.

⇒ Battery  $V_{BE}$  is connected across Emitter-Base Junction in such a way that Emitter-base junction becomes reverse biased.

⇒ Battery  $V_{CE}$  is connected across Collector-Base Junction in such a way that Collector-base junction becomes reverse biased.



⇒ In this region, transistor is used as an open switch.



Ques For a N-P-N transistor  $I_E = 12 \text{ mA}$  and  $\beta = 140$

Determine the value of  $I_B$  and  $I_C$

Ans

$$\beta = \frac{I_C}{I_B} \quad I_E = I_B + I_C$$

$$I_C = 12 - I_B$$

$$140 = \frac{I_C}{I_B}$$

$$140 I_B = 12 - I_B$$


$$141 I_B = 12$$

$$I_B = \underline{\underline{0.085 \text{ mA}}}$$

$$I_C = 12 - 0.085 = \underline{\underline{11.914 \text{ mA}}}$$

$$\alpha = \frac{I_C}{I_E} = \frac{11.914}{12} = \underline{\underline{0.992}}$$

### \* Operation of N-P-N Transistor :



$$I_E = I_C + I_B$$

⇒ The Emitter-Base Junction is forward biased by the DC source  $V_{EB}$ , thus, the depletion region across it is reduced. The collector-Base Junction is reverse biased and due to this the depletion region will be increased across it as shown in the figure.

⇒ The forward biased Emitter-Base Junction causes the electron in the N-type emitter to flow towards the base. And this generates the emitter current  $I_E$ .

⇒ Due to light doping, very few no. of electrons injected into the base from the emitter recombine with holes to produce base current  $I_B$ . And remaining large no. of electrons crosses the collector-Base Junction.

⇒ This produces collector current  $I_C$ , thus, the  $e^-$  flow produces the dominant current in a N-P-N transistor.

⇒ Since, most of the electrons from emitter flow in the collector circuit and very few combine with the holes in the base. Thus, the collector current is larger than the base current and the relation between these currents is given by -

$$I_E = I_C + I_B$$

⇒ Since, it is a bipolar device, the collector current




includes two components - majority and minority, where minority current component is called leakage current and is given by -  $I_{CO}$  or  $I_{CBO}$  ( $I_C$  current with emitter terminal open)

$$I_C = I_C(\text{majority}) + I_C(\text{minority})$$

$$\Rightarrow I_C = I_C(\text{maj}) + I_{CO}$$

### \* Operation of P-N-P Transistor





$$I_C = I_E + I_B$$


### The Emitter - Base Junction



# \* COMMON BASE CONFIGURATIONS



In common-base configuration, the base is common between both the input as well as output side as shown in the figure.






## • Input Characteristics -


- The input characteristic is a graph between input current ( $I_E$ ) versus input voltage ( $V_{BE}$ ).
- The input characteristics relate the input current  $I_E$  to the input voltage  $V_{BE}$  for the various levels of output voltage  $V_{CE}$ .
- It is similar to the  $V-I$ -characteristics of pn-junction diode where  $I_E$  will only flow when  $V_{BE}$  is forward biased beyond the knee voltage [ $Ge \rightarrow 0.3$   
 $Si \rightarrow 0.7$ ].
- $I_E$  (Emitter current) increases rapidly with a small value of  $V_{BE}$ . Hence, the dynamic input resistance is low and is given by -

$$r_{i} = \frac{\Delta V_{BE}}{\Delta I_E} \quad \left| \quad V_{CE} = \text{constant} \right.$$

↓  
dynamic resistance

## • Output Characteristics -





→ The output characteristics is a graph between the output current ( $I_c$ ) versus output voltage ( $V_{CB}$ ).

→ The output characteristics shows the relation between output current  $I_c$  versus the output voltage  $V_{CB}$  for the various levels of input current,  $I_E$ .

→ The dynamic output resistance ' $r_o$ ' is given by -

$$r_o = \frac{\Delta V_{CB}}{\Delta I_c} \Big|_{I_E = \text{constant}}$$

• Active Region -

→ In this region, Emitter-base junction is forward biased and collector-base junction is reversed bias and transistor acts as amplifier.



→ In this region collector current  $I_C \cong I_E$  and collector current is almost constant.

→ Collector current ' $I_C$ ' is almost independent of  $V_{CB}$  (collector to base voltage) and provides very high dynamic resistance.

### • Saturation Region -

→ In this region, emitter-base junction and collector-base junction both are in forward bias and transistor works as a closed switch.

→ In this region, collector current  $I_C$  is independent of emitter current  $I_E$ .



→ In this region  $V_{CB}$  is negative (-ve) and  $I_C$  decreases rapidly when  $V_{CB}$  becomes more negative (-ve).

### • Cut-off Region -

→ Collector-base junction and emitter-base junction both are in reverse bias and transistor works as an open switch.

→ The region below  $I_E = 0 \text{ mA}$ , is known as cutoff region where collector current is approximately 0.


# \* COMMON EMITTER CONFIGURATIONS



In common-emitter configuration, the emitter is common between both input as well as output side as shown in the figure.




## • Input characteristics



- The input characteristics is a graph between input current ( $I_B$ ) versus input voltage ( $V_{BE}$ ).
- It shows the relation between the input current  $I_B$  to the input voltage  $V_{BE}$  for the various levels of output voltage  $V_{CE}$ .
- It is similar to the VI-characteristics of pn-junction diode where  $I_B$  will only flow when  $V_{BE}$  is forward biased beyond the knee voltage.
- With the higher value of  $V_{CE}$  (output voltage), collector gathers slightly more electrons and therefore, base-current reduces. Normally, this effect is called **Early effect** which is generally neglected.

$$\eta_i = \frac{\Delta V_{BE}}{\Delta I_B} \quad \left| \quad V_{CE} = \text{constant} \right.$$

## • Output Characteristics



$$I_{CE0} = (1 + \beta) I_{CBO}$$

- It is the graph between output current  $I_c$  v/s output voltage  $V_{CE}$ .
- It shows the relation between  $I_c$  v/s  $V_{CE}$  for the various levels of  $I_B$ .
- Dynamic output resistance,

$$r_{o} = \frac{\Delta V_{CE}}{\Delta I_c} \Big|_{I_B = \text{constant}}$$

## • Active Region :-

- In this region emitter base junction is forward bias and collector base junction is reversed biased.



→ For the fixed value of  $I_B$ , as we increase  $V_{CC}$  the collector base junction current increases rapidly.

→ In this region, transistor current i.e.  $I_C$  responds most sensitively to  $I_B$ .

### • Saturation Region :-

→ In this region both the junction are in forward bias.

→ Saturation region is very close to zero access where all the current rapidly reduces to zero.

→ In this region, transistor collector current is given by  $\left(\frac{V_{CC}}{R_C}\right)$  and independent of base current.

### • Cut Off Region :-

→ In this region, both the junctions are reverse bias.

→ The region below,  $I_B = 0$ , is known as cut off region.



→ When  $I_B$  becomes zero then  $I_C$  is approximately equal to  $I_{CE0}$  and is given by -

$$I_{CE0} = (1 + \beta) I_{CBO}$$

# \* COMMON COLLECTOR CONFIGURATIONS

OR


## EMITTER FOLLOWER



An common - collector configuration, the collector is common between both input as well as output side as shown in the figure.



## • Input Characteristics :



→ The input characteristics is a graph between input current ( $I_B$ ) v/s input voltage ( $V_{CB}$ ).

→ It shows the relation between the input current  $I_B$  to the input voltage  $V_{CB}$  for the various levels of output voltage  $V_{CE}$ .


→ It is similar to reverse bias V-I characteristics of a pn-junction diode.

→ When  $V_{CB}$  increases, the  $I_B$  → base voltage decreases.

→ Dynamic A.C. resistance is given by -

$$r_i = \frac{\Delta V_{CB}}{\Delta I_B} \Big|_{V_{CE} = \text{constant}}$$

• Output Characteristics :



→ It is the graph between output current ( $I_E$ ) versus output voltage  $V_{CE}$ .

→ It shows the relation between  $I_E$  v/s  $V_{CE}$  for the various levels of  $I_B$ .

→ Dynamic output resistance,

$$r_o = \frac{\Delta V_{CE}}{\Delta I_E} \quad | \quad I_B = \text{constant}$$

• Active Region :



Ques why CE is mostly used as an Amplifier?

→ most values are medium/ high/ very high

Page No.	_____
Date	____/____/____

\*

S.No	Characteristics	CB	CE	CC
1.	Input Impedence/ Resistance	Low ( $100\Omega$ )	Medium ( $800\Omega$ )	V-High ( $750\text{K}\Omega$ )
2.	Output Impedence	Very High ( $500\text{K}\Omega$ )	High ( $50\text{K}\Omega$ )	Low ( $50\Omega$ )
3.	Voltage Gain	High ( $< 150$ )	Very high ( $< 500$ )	Low ( $< 1$ )
4.	Current Gain	Nearly unity (low)	High ( $100$ )	High ( $100$ )
5.	Phase Reversal	NO	Yes	NO
6.	Power Gain	High	High	Low
7.	Applications	Very High Freq. Voltage Amplifier	Audio Freq. Power Amplifier	Impedance matching Current Amplifier

⇒ Common emitter circuits are mostly used because its current gain, voltage gain and power gain are quite high and output to input impedance ratio is moderate.

## \* JFET [ Junction Field Effect Transistor ] :

↓  
working is same as tap and fan.

⇒ The current flow in JFET is controlled by an electric field set up by an external voltage source is called Field Effect.



⇒ It is an uni-polar device because current flow due to only one type of charges i.e. majority charge carriers.

### • Advantages of JFET over BJT :

- 1) JFET is an uni-polar device whereas BJT is a bi-polar device.
- 2) It requires less space as compared to BJT.
- 3) It has <sup>better</sup> more thermal stability as compared to BJT.
- 4) It is less affected by noise as compared to BJT.
- 5) JFET is a voltage-control device whereas BJT is a current-control device.
- 6) It has high input impedance.



## • Construction of N-Channel JFET :-



- 1) A semiconductor material of n-type is taken and ohmic contacts are made at both the ends are called Drain (D) and source (S) terminals of JFET.
- 2) Both sides of n-type material (left & right side) are heavily doped p-type regions are formed by diffusing diffusion to create p-n junction.
- 3) N-type material is lightly doped and p-type materials are heavily doped.
- 4) The thin region between 2 p-type material is called "channel". Since, this channel is created in n-type material, hence, it is called n-channel JFET.
- 5) Both the p-regions are connected together to form a Gate terminal of JFET.



\* => working of N-channel JFET :-

1) No bias :

(a) Under no bias condition, that means no external DC source is applied, only depletion regions are formed, no current flows under this condition.

imp

2)  $V_{GS} = 0$ ,  $V_{DS}$  is positive :

(a) When we keep  $V_{GS} = 0$  and apply positive  $V_{DS}$  then, the depletion region is wider near the top of both p-type materials because, the upper region of p-type material is reverse bias and lower region is less reverse bias [approximately forward bias].

(b) Since, the p-n junction is reverse bias, across Gate terminal, resulting gate current becomes zero. [ $I_G = 0$ ] which is the most important characteristics of JFET.

(c) When  $V_{GS} = 0$ , i.e., no bias but due to  $V_{DS}$ , the electrons in the channel will flow from source to drain and current  $I_D$ , will flow from drain to source.

(d) As we keep on increasing  $V_{DS}$ , the depletion region keeps on increasing and the channel becomes narrow. At a certain voltage, the depletion regions almost touch each other and current becomes constant, is called **PINCH OFF VOLTAGE**.




and this condition is called PINCH OFF CONDITION.

(e) At the 'pinch off' point any further increase in  $V_{DS}$  doesn't produce any increase in  $I_D$ , that means, the value of drain current  $I_D$  is maximum when  $V_{GS} = 0$  and is denoted as  $I_{DSS}$ .

3)  $V_{GS}$  is small negative,  $V_{DS}$  is positive &

(a) When a small negative voltage is applied between gate and source, due to the reverse bias the penetration of depletion region into the n-type material increases.

(b) This will reduce the channel width further and due to reduced channel width, less number of electrons can pass through the channel from source to drain and drain current  $I_D$ , reduces with the increase in negative  $V_{GS}$ .






4)  $V_{GS}$  is large negative,  $V_{DS}$  is positive :

(a) As negative  $V_{GS}$  is further increased, the depletion region penetrates more inside the n-type material. At a certain value of negative  $V_{GS}$ , the depletion region touch each other.

(b) The channel width is therefore, becomes zero and the drain current,  $I_D$  is also zero. The gate to source voltage at which drain current reduces to zero, is called  $V_{GS(off)}$  i.e.  $V_{GS(off)} = -V_P$  (not including sign)





\* MOSFET (Metal Oxide Semiconductor field effect transistor)

IGFET (Insulated Gate field effect transistor)


Depletion MOSFET

(i) ⇒ D-MOSFET (n-channel and p-channel)

(ii) ⇒ E-MOSFET (n-channel and p-channel)

↓  
Enhancement MOSFET

→ (i) D-MOSFET : (n-channel)



## • Construction of n-channel Depletion MOSFET (D-MOSFET)

- 1) In n-channel MOSFET, a p-type of semiconductor material is used as a substrate. Usually substrate is connected to a source but sometimes it is taken as a separate terminal.
- 2) Drain and source are connected to n-type regions through metallic contact and they are linked with each other by n-channel. Gate is insulated from channel by  $\text{SiO}_2$  layer. That's why it is called Insulated Gate Field Effect Transistor.

### • Working :

- (a) When  $V_{GS} = 0$ ,  $V_{DS}$  is positive then the source terminal will repel the  $e^-$  towards drain terminal because of forward bias condition.

So the charge carriers will move / flow from source to drain through n-channel and current will flow from drain to source terminal.


$$\boxed{V_{GS} = 0} \Rightarrow \boxed{I_D = I_{DSS}}$$









• Drain Characteristics and Transfer Characteristics :



(ii)  $\Rightarrow$  p-channel (n-MOSFET) :



• VI- Characteristics :





Transfer characteristics

$I_D$  (mA)

$I_D$  (mA)

Drain characteristics

Enhancement mode →

Depletion mode →

$V_{GS} = -1V$

$V_{GS} = 0V$

$V_{GS} = 1V$

$V_{GS} = 2V$

$V_{GS} = 3V$

$V_{GS} = 4V$

$V_{DS}$

$I_{DSS}$

$I_{DSS}$

-1V

0

1

2

3

4

$V_{GS}$  (V)